-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathCC1200.cpp
More file actions
260 lines (235 loc) · 7.65 KB
/
CC1200.cpp
File metadata and controls
260 lines (235 loc) · 7.65 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
#include "Arduino.h"
#include "SPI.h"
#include "CC1200.h"
CC1200::CC1200(SPIClass* SPI, SPISettings settings, int cs) {
_SPI = SPI;
_settings = settings;
_cs = cs;
}
void CC1200::begin() {
pinMode(_cs, OUTPUT);
digitalWrite(_cs, 1);
_SPI->begin();
_SPI->beginTransaction(_settings);
delay(1);
reset();
delay(1);
}
byte CC1200::reset() {
return _strobe(0x30);
}
void CC1200::_writeReg(unsigned int reg, byte val) {
digitalWrite(_cs, 0);
if(reg < 0x002F) {
_SPI->transfer((byte) reg);
_SPI->transfer(val);
} else {
_SPI->transfer(0x2F);
_SPI->transfer((byte) reg);
_SPI->transfer(val);
}
digitalWrite(_cs, 1);
}
byte CC1200::_readReg(unsigned int reg) {
byte ret;
digitalWrite(_cs, 0);
if(reg < 0x002F) {
_SPI->transfer(((byte) reg) | READ);
ret = _SPI->transfer(0x00);
} else {
_SPI->transfer(0x2F | READ);
_SPI->transfer(((byte) reg));
ret = _SPI->transfer(0x00);
}
digitalWrite(_cs, 1);
return ret;
}
byte CC1200::_strobe(byte cmd) {
digitalWrite(_cs, 0);
byte ret = _SPI->transfer(cmd);
digitalWrite(_cs, 1);
return ret;
}
byte CC1200::status() {
//0 : IDLE
//1 : RX
//2 : TX
//3 : FSTXON
//4 : CALIBRATE
//5 : SETTLING
//6 : RX FIFO ERROR
//7 : TX FIFO ERROR
digitalWrite(_cs, 0);
byte ret = (_SPI->transfer(0x3D) >> 4) & 0x07;
digitalWrite(_cs, 1);
return ret;
}
void CC1200::simpleConfig() {
_writeReg(0x0003, 0b01110011); //PA ON
//_writeReg(0x0001,0x06);
//_writeReg(0x0001, 0b01110011); //LNA ON
_writeReg(0x0004,0x6F);
_writeReg(0x0005,0x4E);
_writeReg(0x0006,0x90);
_writeReg(0x0007,0x4E);
_writeReg(0x0008,0xAB);
_writeReg(0x0009,0x23);
_writeReg(0x000A,0x47);
_writeReg(0x000C,0x56);
_writeReg(0x000E,0xBA);
_writeReg(0x000F,0xC8);
_writeReg(0x0010,0x84);
_writeReg(0x0011,0x42);
_writeReg(0x0012,0x05);
_writeReg(0x0013,0x94);
_writeReg(0x0014,0x7A);
_writeReg(0x0015,0xE1);
_writeReg(0x0016,0x27);
_writeReg(0x0017,0x01);
_writeReg(0x001B,0x11);
_writeReg(0x001C,0x90);
_writeReg(0x001D,0x00);
_writeReg(0x0020,0x12);
_writeReg(0x0027,0b10); //
_writeReg(0x002E,0x80); //PKT_LEN = 128
_writeReg(0x2F00,0x18);
_writeReg(0x2F02,0x03);
_writeReg(0x2F05,0x02);
_writeReg(0x2F0C,0x5B);
_writeReg(0x2F0D,0x80);
_writeReg(0x2F10,0xEE);
_writeReg(0x2F11,0x10);
_writeReg(0x2F12,0x04);
_writeReg(0x2F13,0x55);
_writeReg(0x2F16,0x40);
_writeReg(0x2F17,0x0E);
_writeReg(0x2F19,0x03);
_writeReg(0x2F1B,0x33);
_writeReg(0x2F1D,0x17);
_writeReg(0x2F1F,0x00);
_writeReg(0x2F20,0x6E);
_writeReg(0x2F21,0x1C);
_writeReg(0x2F22,0xAC);
_writeReg(0x2F27,0xB5);
_writeReg(0x2F2F,0x05);
_writeReg(0x2F32,0x0E);
_writeReg(0x2F36,0x03);
}
void CC1200::narrowConfig() {
_writeReg(0x000A, 0xD1); //Frequency Deviation Configuration
_writeReg(0x000B, 0x00); //Modulation Format and Frequency Deviation Configuration
_writeReg(0x000C, 0x5D); //Digital DC Removal Configuration
_writeReg(0x000E, 0x8A); //Preamble Detection Configuration Reg. 0
_writeReg(0x000F, 0xCB); //Digital Image Channel Compensation Configuration
_writeReg(0x0010, 0xA6); //Channel Filter Configuration
_writeReg(0x0011, 0x40); //General Modem Parameter Configuration Reg. 1
_writeReg(0x0012, 0x05); //General Modem Parameter Configuration Reg. 0
_writeReg(0x0013, 0x3F); //Symbol Rate Configuration Exponent and Mantissa [19:16]
_writeReg(0x0014, 0x75); //Symbol Rate Configuration Mantissa [15:8]
_writeReg(0x0015, 0x10); //Symbol Rate Configuration Mantissa [7:0]
_writeReg(0x0016, 0x20); //AGC Reference Level Configuration
_writeReg(0x0017, 0xEC); //Carrier Sense Threshold Configuration
_writeReg(0x001B, 0x51); //Automatic Gain Control Configuration Reg. 1
_writeReg(0x001C, 0x87); //Automatic Gain Control Configuration Reg. 0
_writeReg(0x001D, 0x00); //FIFO Configuration
_writeReg(0x0020, 0x12); //Frequency Synthesizer Configuration
_writeReg(0x0026, 0x00); //Packet Configuration Reg. 2
_writeReg(0x2F00, 0x1C); //IF Mix Configuration
_writeReg(0x2F01, 0x22); //Frequency Offset Correction Configuration
_writeReg(0x2F05, 0x0C); //General Modem Parameter Configuration Reg. 2
_writeReg(0x2F0C, 0x5B); //Frequency Configuration [23:16]
_writeReg(0x2F0D, 0x80); //Frequency Configuration [15:8]
_writeReg(0x2F10, 0xEE); //Analog to Digital Converter Configuration Reg. 1
_writeReg(0x2F11, 0x10); //Analog to Digital Converter Configuration Reg. 0
_writeReg(0x2F12, 0x07); //Frequency Synthesizer Digital Reg. 1
_writeReg(0x2F13, 0xAF); //Frequency Synthesizer Digital Reg. 0
_writeReg(0x2F16, 0x40); //Frequency Synthesizer Calibration Reg. 1
_writeReg(0x2F17, 0x0E); //Frequency Synthesizer Calibration Reg. 0
_writeReg(0x2F19, 0x03); //Frequency Synthesizer Divide by 2
_writeReg(0x2F1B, 0x33); //FS Digital Synthesizer Module Configuration Reg. 0
_writeReg(0x2F1D, 0x17); //Frequency Synthesizer Divider Chain Configuration ..
_writeReg(0x2F1F, 0x00); //Frequency Synthesizer Phase Frequency Detector Con..
_writeReg(0x2F20, 0x6E); //Frequency Synthesizer Prescaler Configuration
_writeReg(0x2F21, 0x1C); //Frequency Synthesizer Divider Regulator Configurat..
_writeReg(0x2F22, 0xAC); //Frequency Synthesizer Spare
_writeReg(0x2F27, 0xB5); //FS Voltage Controlled Oscillator Configuration Reg..
_writeReg(0x2F32, 0x0E); //Crystal Oscillator Configuration Reg. 5
_writeReg(0x2F36, 0x03); //Crystal Oscillator Configuration Reg. 1
}
bool CC1200::ready() {
digitalWrite(_cs, 0);
bool rdy = !(_SPI->transfer(0x3D) & 0x80);
digitalWrite(_cs, 1);
return rdy;
}
void CC1200::sineWave() {
_writeReg(0x2F05,0x01);
_strobe(0x35);
}
int8_t CC1200::rssi() {
return _readReg(0x2F71);
}
float CC1200::fullrssi() {
int16_t rdg = (_readReg(0x2F71) << 8) + _readReg(0x2F72);
return rdg / 256.0;
}
byte CC1200::partnum() {
return _readReg(0x2F8F);
}
bool CC1200::testTx() {
_writeReg(0x0001, 0b00110011); //LNA OFF
_writeReg(0x0003, 0b01110011); //PA ON
byte data[3] = {0xAA, 0xBB, 0xCC};
digitalWrite(_cs, 0);
//_SPI->transfer(0x3F);
//_SPI->transfer(0xAB);
_SPI->transfer(0x3F | BURST); //FIFO ADR
_SPI->transfer(data, 3); //TEST DATA
digitalWrite(_cs, 1);
_strobe(0x35); //STX
unsigned long stime = millis();
while (status() != 0x00) {
delay(100);
if(millis() - stime > 1000) {
return false;
}
}
return true;
}
void CC1200::Tx(uint8_t *data, uint8_t len) {
_writeReg(0x0001, 0b00110011); //LNA OFF
_writeReg(0x0003, 0b01110011); //PA ON
_writeReg(0x002E, len); //PKT_LEN
digitalWrite(_cs, 0);
_SPI->transfer(0x3F | BURST); //FIFO ADR
for(int i = 0; i < len; i++) {
_SPI->transfer(data[i]);
}
digitalWrite(_cs, 1);
_strobe(0x35); //STX
}
void CC1200::testRx() {
_writeReg(0x0003, 0b00110011); //PA OFF
_writeReg(0x0001, 0b01110011); //LNA ON
_strobe(0x34); //SRX
}
void CC1200::Rx(uint8_t len) {
_writeReg(0x0003, 0b00110011); //PA OFF
_writeReg(0x0001, 0b01110011); //LNA ON
_writeReg(0x002E, len); //PKT_LEN
_strobe(0x34); //SRX
}
byte CC1200::avail() {
return _readReg(0x2FD7); //NUM_RXBYTES
}
void CC1200::read(byte* buf, byte len) {
digitalWrite(_cs, 0);
_SPI->transfer(0x3F | READ | BURST); //FIFO ADR
_SPI->transfer(buf, len);
digitalWrite(_cs, 1);
_strobe(0x3A);
//_strobe(0x34);
}
void CC1200::flushRx() {
_strobe(0x3A);
}