diff --git a/src/design_notebooks/2026spring/yh4970.md b/src/design_notebooks/2026spring/yh4970.md index 829dfd75..60e4c58b 100644 --- a/src/design_notebooks/2026spring/yh4970.md +++ b/src/design_notebooks/2026spring/yh4970.md @@ -1,5 +1,44 @@ # Simon Hu - Design Notebook (Spring 2026) +## Week 9 +### Comments: +I start looking at onboarding lab 4, but I noticed that I already began +to use the catch2 testing framework in onboarding lab 3 exercise 2-4. + +### Work done: +- finished onboarding lab 4 +- Github link: https://github.com/1fHu/onboarding-lab-4# + +## Week 8 +### Comments: +Remember to add in makefile: target_link_libraries(exercise4 PRIVATE Catch2::Catch2WithMain) +### Work done: +- finished onboarding lab 3 exercise 4, and verified the testbench. +- terminal respond: +simonlinux@DESKTOP-8L3L3I6:/mnt/e/NYU/processerVIP/onboarding-lab-3/build$ ./exercise4 +Randomness seeded to: 3012031177 +=============================================================================== +All tests passed (8 assertions in 1 test case) + +## Week 7 +### Comments: +In lab 3 exercise 3, the reset and several output is revised, so I need to do correponding changes +in the cpp testing file. After the revision, I verified the testbench and all tests passed. +### Work done: +- revised the lab 3 and verified the testbench on exercise 3. +- terminal respond: +simonlinux@DESKTOP-8L3L3I6:/mnt/e/NYU/processerVIP/onboarding-lab-3/build$ ./exercise3 +Randomness seeded to: 703770779 +=============================================================================== +All tests passed (101 assertions in 1 test case) + +## Week 6 +### Comments: +Read the paper Design and Constructionof RTL Toolchains at NYU + +Summary of the paper: +This paper describes the design of an open-source RTL verification toolchain developed by the NYU Processor Design Team to replace traditional ad-hoc workflows that rely on commercial EDA tools. The system integrates modern software development tools—CMake for orchestration, Verilator for RTL simulation, vcpkg for dependency management, and Catch2 for testing—to create a portable and automated workflow that students can run on their own machines. The goal is to provide a robust, reproducible, and software-style development environment for hardware design and verification, supporting testing, waveform generation, and continuous integration. + ## Week 5 ### Comments: Read the paper NYU Processor Design Team SoC CPU Core