Skip to content

Pull requests: UTOSS/risc-v

New pull request New
10 Open 100 Closed
10 Open 100 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Refactor ALU to use SystemVerilog enums and fix branch logic
#200 opened Mar 9, 2026 by RexPaster Loading…
1
@RexPaster
4
implemented zbb instructions (logic-not, min/max, sign/zero ext)
#196 opened Mar 8, 2026 by MSh-786 Loading…
1
@MSh-786
1
Add Zbs single-bit operations implementation (RV32, SystemVerilog)
#191 opened Mar 3, 2026 by jeff-7 Loading…
1
@Dazhou-20383 @jeff-7
4
B extension decoder created with zba and preliminary zbb support
#190 opened Feb 25, 2026 by Parzival129 • Draft
1
@Parzival129
4
Update zba to use proper ISA specification
#189 opened Feb 24, 2026 by Parzival129 Loading…
1
Pr187 - Verilator warnings
#188 opened Feb 22, 2026 by MM871 Loading…
1
@MM871
6
Add required CI job for branch protection
#165 opened Jan 27, 2026 by Copilot AI • Draft
1
@TheDeepestSpace
3
Pipeline V1
#159 opened Jan 24, 2026 by TheDeepestSpace • Draft
8 of 27 tasks
2
6
UART peripheral
#154 opened Jan 23, 2026 by TheDeepestSpace Loading…
1
@RunzeZhu28 @sameenr1
3
docs: Dev Environment guide (Linux/macOS Icarus, Windows WSL2/ModelSim/XSIM)
#55 opened Aug 30, 2025 by samartho4 Loading…
1
ProTip! Exclude everything labeled bug with -label:bug.