The Embedded System SImulator Generator is an design project at Twente University. The goal is to generate a simulator based on a specification.
See our redmine instance.
markflorisson/essig
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Python 62.9%
- C 35.5%
- Java 1.0%
- JavaScript 0.5%
- Emacs Lisp 0.1%
- C++ 0.0%