Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion .github/scripts/check_sim.sh
Original file line number Diff line number Diff line change
Expand Up @@ -8,7 +8,7 @@
LOG_FILE=$1

expected_lines=(
"\[CORE\] Start fetching instructions"
"\[CORE\] Waking core via CLINT msip"
"\[JTAG\] Halting hart 0"
"\[JTAG\] Resumed hart 0"
"\[UART\] Hello World!"
Expand Down
1 change: 1 addition & 0 deletions Bender.yml
Original file line number Diff line number Diff line change
Expand Up @@ -39,6 +39,7 @@ sources:
files:
# Level 1
- rtl/core_wrap.sv
- rtl/bootrom/bootrom.sv
- rtl/soc_ctrl/soc_ctrl_regs.sv
- rtl/gpio/gpio_reg_top.sv
- rtl/gpio/gpio.sv
Expand Down
3 changes: 2 additions & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -54,6 +54,8 @@ The address map of the default configuration is as follows:
| Start Address | Stop Address | Description |
|-----------------|-----------------|--------------------------------------------|
| `32'h0000_0000` | `32'h0004_0000` | Debug module (JTAG) |
| `32'h0200_0000` | `32'h0200_4000` | Bootrom |
| `32'h0200_4000` | `32'h0200_8000` | CLINT peripheral |
| `32'h0300_0000` | `32'h0300_1000` | SoC control/info registers |
| `32'h0300_2000` | `32'h0300_3000` | UART peripheral |
| `32'h0300_5000` | `32'h0300_6000` | GPIO peripheral |
Expand All @@ -62,7 +64,6 @@ The address map of the default configuration is as follows:
| `32'h2000_0000` | `32'h8000_0000` | Passthrough to user domain |
| `32'h2000_0000` | `32'h2000_1000` | reserved for string formatted user ROM* |


*If people modify Croc we suggest they add a ROM at this address containing additional information
like the names of the developers, a project link or similar. This can then be written out via UART.
We ask people to format the ROM like a C string with zero termination and using ASCII encoding if feasible.
Expand Down
8 changes: 4 additions & 4 deletions artistic/src/croc.json
Original file line number Diff line number Diff line change
Expand Up @@ -6,12 +6,12 @@
"file" : "../meerkat_work/croc_chip.gds.gz",
"x_offset_um" : 0,
"y_offset_um" : 0,
"width_um" : 1930,
"height_um" : 1930
"width_um" : 2000,
"height_um" : 2000
},
"image": {
"px_width" : 965,
"px_height" : 965,
"px_width" : 1000,
"px_height" : 1000,
"overrender_factor" : 4,
"num_segs_width" : 1,
"num_segs_height" : 1,
Expand Down
4 changes: 2 additions & 2 deletions artistic/src/croc_map.json
Original file line number Diff line number Diff line change
Expand Up @@ -4,8 +4,8 @@
},
"gds" : {
"file" : "../meerkat_work/croc_chip.gds.gz",
"x_offset_um" : -59,
"y_offset_um" : -59,
"x_offset_um" : -24,
"y_offset_um" : -24,
"width_um" : 2048,
"height_um" : 2048
},
Expand Down
4 changes: 4 additions & 0 deletions artistic/src/croc_modules.json
Original file line number Diff line number Diff line change
Expand Up @@ -27,6 +27,10 @@
"name": "GPIO",
"color": "#43fdaa"
},
"i_bootrom": {
"name": "ROM",
"color": "#8cf805"
},
"gen_sram_bank": {
"name": "SRAM",
"color": "#39729f"
Expand Down
Loading
Loading