Skip to content

WORKAROUND: Enable ethernet on Talos Ride SX#678

Open
ayaan-anwar wants to merge 4 commits intoqualcomm-linux:tech/all/workaroundfrom
ayaan-anwar:tech/all/workaround
Open

WORKAROUND: Enable ethernet on Talos Ride SX#678
ayaan-anwar wants to merge 4 commits intoqualcomm-linux:tech/all/workaroundfrom
ayaan-anwar:tech/all/workaround

Conversation

@ayaan-anwar
Copy link

Due to issues with how the Talos EMAC handles RGMII delays, Ethernet functionality has not been approved in upstream. We are working with the HW team to come up with a solution that is aligned to upstream expectations. Until then, this PR adds the necessary changes to enable ethernet on the Talos Ride SX board. The QLIJIRA, approved for this temporary exception, is linked below.

All the changes are marked with a "WORKAROUND:" tag as 3/4 commits are aged-out patches and the last commit is required to ensure that 100M link speed is functional. All 4 commits are temporary until we figure out the correct HW programming to align with upstream preferred behavior.

QLIJIRA: QLIJIRA-101
CRs-Fixed: 4436907
Signed-off-by: Mohd Ayaan Anwar mohd.anwar@oss.qualcomm.com

In the initial device tree submission, the definitions of rgmii and
rgmii-id in the phy-mode property were inverted compared to the
conventions used by the upstream Linux kernel community.

Only QCS-EVB-400 and SA8155-ADP platforms are affected due to the
incorrect PHY mode configuration: 'rgmii' was used instead of the
correct 'rgmii-id'. This change results in an ABI compatibility break,
but it is acceptable as these platforms are not actively used by any
customers, based on current observations.

Qualcomm expects the MAC, not the PHY, to introduce the timing delay,
and the driver is designed accordingly. This is due to specific SoC
hardware that handles delay and sampling internally.

Link: https://lore.kernel.org/netdev/20250819-qcs615_eth-v4-2-5050ed3402cb@oss.qualcomm.com/
Signed-off-by: Yijie Yang <yijie.yang@oss.qualcomm.com>
Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
@qcom-sarohasa
Copy link

Change looks fine.
Reviewed-by: Sarosh Hasan sarosh.hasan@oss.qualcomm.com

yijiyang and others added 3 commits February 13, 2026 17:38
Add an ethernet controller node for QCS615 SoC to enable ethernet
functionality.

Link: https://lore.kernel.org/netdev/20250819-qcs615_eth-v4-3-5050ed3402cb@oss.qualcomm.com/
Signed-off-by: Yijie Yang <quic_yijiyang@quicinc.com>
Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
Enable the ethernet node, add the phy node and pinctrl for ethernet.

Link: https://lore.kernel.org/netdev/20250819-qcs615_eth-v4-4-5050ed3402cb@oss.qualcomm.com/
Signed-off-by: Yijie Yang <quic_yijiyang@quicinc.com>
Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
…gets

RX_PROG_SWAP is a tuning parameters without which 100M/10M speeds are
non-functional in RGMII mode in the qcom-ethqos EMAC core. Enable it.

Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
@ayaan-anwar
Copy link
Author

Should this be split into 2 PRs? One with 3 FROMLIST patches destined for tech/all/dt/qcs615 and the last commit in tech/all/workaround?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants