west.yml: update zephyr to 653ebccc49#10574
Open
wjablon1 wants to merge 1 commit intothesofproject:mainfrom
Open
west.yml: update zephyr to 653ebccc49#10574wjablon1 wants to merge 1 commit intothesofproject:mainfrom
wjablon1 wants to merge 1 commit intothesofproject:mainfrom
Conversation
Changes include: d885cfebaa3 soc: intel_adsp/ace: Fix MMU mapping for shared heap 9806fab79b0 llext: Option for customizing FLIX generation Signed-off-by: Wojciech Jablonski <wojciech.jablonski@intel.com>
wjablon1
requested review from
dbaluta,
kv2019i,
lbetlej,
lgirdwood,
mmaka1 and
plbossart
as code owners
kv2019i
approved these changes
Feb 24, 2026
lgirdwood
approved these changes
Feb 24, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Changes include:
d885cfebaa3 soc: intel_adsp/ace: Fix MMU mapping for shared heap
9806fab79b0 llext: Option for customizing FLIX generation
I believe the FLIX change has already been tested. This feature greatly improves performance of certains modules (especially ASRC) and thus enable testing on FPGAs.