Skip to content
View timchen1015's full-sized avatar
  • National Cheng Kung University (NCKU)
  • Tainan, Taiwan

Block or report timchen1015

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
timchen1015/README.md

Hey, there 👋

I'm Tim Chen, a Master’s student in Computer Science at National Cheng Kung University (NCKU).
My work focuses on Digital IC Design and Computer Architecture.
You can reach me at tim.chen60101@gmail.com

Here are the languages and tools I work with:

  • Hardware Description Language: SystemVerilog, Verilog
  • Programming Languages: C/C++, Python
  • EDA Tools: Design Compiler, IC Compiler, Verdi, Spyglass (CDC), JasperGold (ABVIP/Superlint), ModelSim

Pinned Loading

  1. Advanced-VLSI-System-Design Advanced-VLSI-System-Design Public

    RISC-V CPU implementation for advanced VLSI System Design coursework

    SystemVerilog

  2. Intro-to-VLSI-CAD-Labs Intro-to-VLSI-CAD-Labs Public

    Verilog hardware design labs for Introduction to VLSI CAD course

    Verilog

  3. Digital-IC-Design-Labs Digital-IC-Design-Labs Public

    Digital IC Design course assignments in Verilog RTL implementations

    Verilog

  4. IC-Contest IC-Contest Public

    IC Contest Practice Solutions

    Verilog

  5. Super-Mario Super-Mario Public

    Super Mario 3D Game made with Unity

    ShaderLab

  6. FitPose-Detector FitPose-Detector Public

    A real-time fitness pose detection system for recognizing push-ups, squats, and sit-ups using MediaPipe and LSTM

    Python 1 1