Skip to content

Actions: riseproject-dev/llama.cpp

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
4,894 workflow runs
4,894 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Build Actions Cache Build Actions Cache #3368: Scheduled
54s master
master
54s
Build Actions Cache Build Actions Cache #3367: Scheduled
47s master
master
47s
Build Actions Cache Build Actions Cache #3366: Scheduled
51s master
master
51s
Build Actions Cache Build Actions Cache #3365: Scheduled
55s master
master
55s
Build Actions Cache Build Actions Cache #3364: Scheduled
46s master
master
46s
Build Actions Cache Build Actions Cache #3363: Scheduled
50s master
master
50s
Build Actions Cache Build Actions Cache #3362: Scheduled
1m 0s master
master
1m 0s
Build Actions Cache Build Actions Cache #3361: Scheduled
1m 9s master
master
1m 9s
CI CI #171: Manually run by luhenry
Queued rise-riscv-runners
rise-riscv-runners
Queued
Build Actions Cache Build Actions Cache #3360: Scheduled
6m 7s master
master
6m 7s
CI CI #170: Manually run by luhenry
Queued rise-riscv-runners
rise-riscv-runners
Queued
Build Actions Cache Build Actions Cache #3359: Scheduled
8m 11s master
master
8m 11s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Check vendor #16: Commit dc8d14c pushed by taimur-10x
7m 31s master
master
7m 31s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Copilot Setup Steps #12: Commit dc8d14c pushed by taimur-10x
4m 2s master
master
4m 2s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Server WebUI #22: Commit dc8d14c pushed by taimur-10x
9m 52s master
master
9m 52s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI (riscv) #19: Commit dc8d14c pushed by taimur-10x
Queued master
master
Queued
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI (self-hosted) #20: Commit dc8d14c pushed by taimur-10x
Queued master
master
Queued
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… HIP quality check #1: Commit dc8d14c pushed by taimur-10x
29m 10s master
master
29m 10s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI (sanitize) #9: Commit dc8d14c pushed by taimur-10x
15m 53s master
master
15m 53s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Python check requirements.txt #62: Commit dc8d14c pushed by taimur-10x
6m 36s master
master
6m 36s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI #169: Commit dc8d14c pushed by taimur-10x
Queued master
master
Queued
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI (android) #9: Commit dc8d14c pushed by taimur-10x
39m 10s master
master
39m 10s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Release #37: Commit dc8d14c pushed by taimur-10x
Queued master
master
Queued
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Server (sanitize) #9: Commit dc8d14c pushed by taimur-10x
36m 7s master
master
36m 7s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… Python Type-Check #62: Commit dc8d14c pushed by taimur-10x
15m 25s master
master
15m 25s