Skip to content

Actions: riseproject-dev/llama.cpp

Actions

CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
build.yml
171 workflow runs
171 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

CI CI #171: Manually run by luhenry
Queued rise-riscv-runners
rise-riscv-runners
Queued
CI CI #170: Manually run by luhenry
Queued rise-riscv-runners
rise-riscv-runners
Queued
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI #169: Commit dc8d14c pushed by taimur-10x
Queued master
master
Queued
CI CI #168: Manually run by luhenry
1d 0h 0m 4s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 4s
CI CI #167: Manually run by luhenry
4m 45s rise-riscv-runners
rise-riscv-runners
4m 45s
CI CI #166: Manually run by luhenry
15m 39s rise-riscv-runners
rise-riscv-runners
15m 39s
CI CI #165: Manually run by luhenry
1d 0h 0m 4s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 4s
CI CI #164: Manually run by luhenry
1h 0m 39s rise-riscv-runners
rise-riscv-runners
1h 0m 39s
CI CI #163: Manually run by luhenry
53m 53s rise-riscv-runners
rise-riscv-runners
53m 53s
ggml-cpu/x86: fix unused changemask warning in repack (#20692) CI #162: Commit 78d550b pushed by taimur-10x
1d 0h 0m 3s master
master
1d 0h 0m 3s
ggml-cpu: refactor; add rvv checks CI #161: Commit 92dc6b1 pushed by taimur-10x
1d 0h 0m 3s master
master
1d 0h 0m 3s
Merge branch 'ggml-org:master' into master CI #160: Commit fd37494 pushed by taimur-10x
1d 0h 0m 3s master
master
1d 0h 0m 3s
ggml-cpu: refactor; add rvv repacking for mxfp4 CI #159: Commit 6a5ad20 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
ggml-cpu: extend RVV repack GEMM and GEMV to other VLENs CI #158: Pull request #8 synchronize by taimur-10x
1d 0h 0m 41s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
1d 0h 0m 41s
ggml-cpu: extend RVV repack GEMM and GEMV to other VLENs CI #157: Pull request #8 synchronize by taimur-10x
5m 40s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
5m 40s
ggml-cpu: add 128-bit RVV implementation for Quantization Vector Dot CI #156: Pull request #9 synchronize by taimur-10x
1d 0h 0m 23s 10x/riscv-quant-vec-dot-128b
10x/riscv-quant-vec-dot-128b
1d 0h 0m 23s
ggml-cpu: add 128-bit RVV implementation for Quantization Vector Dot CI #155: Pull request #9 synchronize by taimur-10x
28m 26s 10x/riscv-quant-vec-dot-128b
10x/riscv-quant-vec-dot-128b
28m 26s
llama : re-enable manual LoRA adapter free (#19983) CI #154: Commit 312cf03 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
CI CI #153: Manually run by luhenry
58m 13s rise-riscv-runners
rise-riscv-runners
58m 13s
CI CI #152: Manually run by luhenry
56s rise-riscv-runners
rise-riscv-runners
56s
CI CI #151: Manually run by luhenry
12m 9s rise-riscv-runners
rise-riscv-runners
12m 9s
ggml-cpu: fix RVV checks in quants and repacking CI #150: Pull request #13 opened by taimur-10x
1d 0h 0m 3s 10x/riscv-fix
10x/riscv-fix
1d 0h 0m 3s
vulkan: allow graphics queue only through env var (#20599) CI #149: Commit 740a447 pushed by taimur-10x
1d 0h 0m 3s master
master
1d 0h 0m 3s
ggml-cpu: add 128-bit RVV implementation for Quantization Vector Dot CI #148: Pull request #9 synchronize by taimur-10x
1d 0h 0m 1s 10x/riscv-quant-vec-dot-128b
10x/riscv-quant-vec-dot-128b
1d 0h 0m 1s
webui: Add MCP CORS Proxy detection logic & UI (#20167) CI #147: Commit 67a2209 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s